Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

MTL, ADL, IVB, BNL, WSM-EX: Release event updates #106

Merged
merged 6 commits into from
Sep 12, 2023
Merged

MTL, ADL, IVB, BNL, WSM-EX: Release event updates #106

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
846bd24
ADL: Release v1.22 event files
edwarddavidbaker Sep 11, 2023
637ba9a
BNL: Release v5 event files
edwarddavidbaker Sep 11, 2023
943c994
IVB: Release v24 event files
edwarddavidbaker Sep 11, 2023
405d3ee
MTL: Release v1.05 event files
edwarddavidbaker Sep 11, 2023
184058f
WSM-EX: Release v4 event files
edwarddavidbaker Sep 11, 2023
99a219e
mapfile: Fix missing ADL uncore experimental file
edwarddavidbaker Sep 12, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
387 changes: 377 additions & 10 deletions ADL/events/alderlake_goldencove_core.json
View file
Open in desktop

Large diffs are not rendered by default.

145 changes: 138 additions & 7 deletions ADL/events/alderlake_gracemont_core.json
View file
Open in desktop

Large diffs are not rendered by default.

37 changes: 33 additions & 4 deletions ADL/events/alderlake_uncore.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.21",
"DatePublished": "04/25/2023",
"Version": "1.21",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.22",
"DatePublished": "09/07/2023",
"Version": "1.22",
"Legend": ""
},
"Events": [
Expand All @@ -18,6 +18,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -31,6 +32,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -40,10 +42,11 @@
"EventName": "UNC_CLOCK.SOCKET",
"BriefDescription": "This 48-bit fixed counter counts the UCLK cycles.",
"PublicDescription": "This 48-bit fixed counter counts the UCLK cycles.",
"Counter": "Fixed",
"Counter": "FIXED",
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "FIXED"
},
{
Expand All @@ -57,6 +60,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -70,6 +74,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -83,6 +88,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -96,6 +102,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -109,6 +116,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -122,6 +130,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -135,6 +144,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -148,6 +158,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -161,6 +172,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -174,6 +186,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -187,6 +200,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -200,6 +214,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -213,6 +228,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -226,6 +242,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -239,6 +256,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -252,6 +270,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -265,6 +284,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -278,6 +298,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -291,6 +312,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -304,6 +326,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -317,6 +340,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -330,6 +354,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "FREERUN"
},
{
Expand All @@ -343,6 +368,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "FREERUN"
},
{
Expand All @@ -356,6 +382,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "FREERUN"
},
{
Expand All @@ -369,6 +396,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "FREERUN"
},
{
Expand All @@ -382,6 +410,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
}
]
Expand Down
14 changes: 11 additions & 3 deletions ADL/events/alderlake_uncore_experimental.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.21",
"DatePublished": "04/25/2023",
"Version": "1.21",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.22",
"DatePublished": "09/07/2023",
"Version": "1.22",
"Legend": ""
},
"Events": [
Expand All @@ -18,6 +18,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -31,6 +32,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -44,6 +46,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "1",
"CounterType": "PGMABLE"
},
{
Expand All @@ -57,6 +60,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -70,6 +74,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "1",
"CounterType": "PGMABLE"
},
{
Expand All @@ -83,6 +88,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -96,6 +102,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
},
{
Expand All @@ -109,6 +116,7 @@
"CounterMask": "0",
"Invert": "0",
"EdgeDetect": "0",
"Deprecated": "0",
"CounterType": "PGMABLE"
}
]
Expand Down
12 changes: 6 additions & 6 deletions BNL/events/Bonnell_core.json → BNL/events/bonnell_core.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2022 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Atom(TM) Processors Based on the Bonnell Microarchitecture - V4",
"DatePublished": "08/16/2016",
"Version": "4",
"Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Atom(TM) Processors Based on the Bonnell Microarchitecture - V5",
"DatePublished": "09/07/2023",
"Version": "5",
"Legend": ""
},
"Events": [
Expand Down Expand Up @@ -3863,8 +3863,8 @@
"EventCode": "0xAA",
"UMask": "0x1",
"EventName": "MACRO_INSTS.NON_CISC_DECODED",
"BriefDescription": "Non-CISC nacro instructions decoded",
"PublicDescription": "Non-CISC nacro instructions decoded",
"BriefDescription": "Non-CISC macro instructions decoded",
"PublicDescription": "Non-CISC macro instructions decoded",
"Counter": "0,1",
"SampleAfterValue": "2000000",
"MSRIndex": "0",
Expand Down
Loading