GitHub - jtsimons/I82C55A: Parallel I/O interface module design/implementation using VHDL.

jtsimons / I82C55A Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Parallel I/O interface module design/implementation using VHDL.

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
doc		doc
src		src
LICENSE.txt		LICENSE.txt
README.txt		README.txt

Repository files navigation

Program: Parallel I/O Interface Module
Author: Jacob Simons
Date Published: December 4, 2022

This program represents the design and implementation of an asynchronous parallel I/O interface module, based on Intel's I82C55A.
Originally produced as a course project for ECE 4525 at Western Michigan University, designed for use with a Digilent Nexys A7 FPGA development board.