Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[ImportVerilog] Fix single unit preprocessor option #6682

Merged
merged 1 commit into from
Feb 9, 2024
Merged

[ImportVerilog] Fix single unit preprocessor option #6682

merged 1 commit into from
Feb 9, 2024

Commits on Feb 9, 2024

  1. [ImportVerilog] Fix single unit preprocessor option 

    Make `ImportVerilog` honor the `singleUnit` option by either adding all
source files to a single preprocessor (single unit), or creating a fresh
preprocessor for every single file (multiple units).

Fixes #6680.
    @fabianschuiki
    fabianschuiki committed Feb 9, 2024
    Configuration menu
    Copy the full SHA
    cb22bfe View commit details
    Browse the repository at this point in the history