-
Notifications
You must be signed in to change notification settings - Fork 12.3k
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[NVPTX] support switch statement with brx.idx (reland) (#102550)
Add custom lowering for `BR_JT` DAG nodes to the `brx.idx` PTX instruction ([PTX ISA 9.7.13.4. Control Flow Instructions: brx.idx] (https://docs.nvidia.com/cuda/parallel-thread-execution/#control-flow-instructions-brx-idx)). Depending on the heuristics in DAG selection, `switch` statements may now be lowered using `brx.idx`. Note: this fixes the previous issue in #102400 by adding the isBarrier attribute to BRX_END
- Loading branch information
1 parent
b6cbd01
commit ccc3127
Showing
6 changed files
with
272 additions
and
8 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,170 @@ | ||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5 | ||
; RUN: llc < %s | FileCheck %s | ||
; RUN: %if ptxas %{ llc < %s | %ptxas-verify %} | ||
|
||
target triple = "nvptx64-nvidia-cuda" | ||
|
||
@out = addrspace(1) global i32 0, align 4 | ||
|
||
define void @foo(i32 %i) { | ||
; CHECK-LABEL: foo( | ||
; CHECK: { | ||
; CHECK-NEXT: .reg .pred %p<2>; | ||
; CHECK-NEXT: .reg .b32 %r<7>; | ||
; CHECK-EMPTY: | ||
; CHECK-NEXT: // %bb.0: // %entry | ||
; CHECK-NEXT: ld.param.u32 %r2, [foo_param_0]; | ||
; CHECK-NEXT: setp.gt.u32 %p1, %r2, 3; | ||
; CHECK-NEXT: @%p1 bra $L__BB0_6; | ||
; CHECK-NEXT: // %bb.1: // %entry | ||
; CHECK-NEXT: $L_brx_0: .branchtargets | ||
; CHECK-NEXT: $L__BB0_2, | ||
; CHECK-NEXT: $L__BB0_3, | ||
; CHECK-NEXT: $L__BB0_4, | ||
; CHECK-NEXT: $L__BB0_5; | ||
; CHECK-NEXT: brx.idx %r2, $L_brx_0; | ||
; CHECK-NEXT: $L__BB0_2: // %case0 | ||
; CHECK-NEXT: mov.b32 %r6, 0; | ||
; CHECK-NEXT: st.global.u32 [out], %r6; | ||
; CHECK-NEXT: bra.uni $L__BB0_6; | ||
; CHECK-NEXT: $L__BB0_4: // %case2 | ||
; CHECK-NEXT: mov.b32 %r4, 2; | ||
; CHECK-NEXT: st.global.u32 [out], %r4; | ||
; CHECK-NEXT: bra.uni $L__BB0_6; | ||
; CHECK-NEXT: $L__BB0_5: // %case3 | ||
; CHECK-NEXT: mov.b32 %r3, 3; | ||
; CHECK-NEXT: st.global.u32 [out], %r3; | ||
; CHECK-NEXT: bra.uni $L__BB0_6; | ||
; CHECK-NEXT: $L__BB0_3: // %case1 | ||
; CHECK-NEXT: mov.b32 %r5, 1; | ||
; CHECK-NEXT: st.global.u32 [out], %r5; | ||
; CHECK-NEXT: $L__BB0_6: // %end | ||
; CHECK-NEXT: ret; | ||
entry: | ||
switch i32 %i, label %end [ | ||
i32 0, label %case0 | ||
i32 1, label %case1 | ||
i32 2, label %case2 | ||
i32 3, label %case3 | ||
] | ||
|
||
case0: | ||
store i32 0, ptr addrspace(1) @out, align 4 | ||
br label %end | ||
|
||
case1: | ||
store i32 1, ptr addrspace(1) @out, align 4 | ||
br label %end | ||
|
||
case2: | ||
store i32 2, ptr addrspace(1) @out, align 4 | ||
br label %end | ||
|
||
case3: | ||
store i32 3, ptr addrspace(1) @out, align 4 | ||
br label %end | ||
|
||
end: | ||
ret void | ||
} | ||
|
||
|
||
define i32 @test2(i32 %tmp158) { | ||
; CHECK-LABEL: test2( | ||
; CHECK: { | ||
; CHECK-NEXT: .reg .pred %p<6>; | ||
; CHECK-NEXT: .reg .b32 %r<10>; | ||
; CHECK-EMPTY: | ||
; CHECK-NEXT: // %bb.0: // %entry | ||
; CHECK-NEXT: ld.param.u32 %r1, [test2_param_0]; | ||
; CHECK-NEXT: setp.gt.s32 %p1, %r1, 119; | ||
; CHECK-NEXT: @%p1 bra $L__BB1_4; | ||
; CHECK-NEXT: // %bb.1: // %entry | ||
; CHECK-NEXT: setp.lt.u32 %p4, %r1, 6; | ||
; CHECK-NEXT: @%p4 bra $L__BB1_3; | ||
; CHECK-NEXT: // %bb.2: // %entry | ||
; CHECK-NEXT: setp.lt.s32 %p5, %r1, -2147483645; | ||
; CHECK-NEXT: @%p5 bra $L__BB1_3; | ||
; CHECK-NEXT: bra.uni $L__BB1_6; | ||
; CHECK-NEXT: $L__BB1_4: // %entry | ||
; CHECK-NEXT: add.s32 %r2, %r1, -120; | ||
; CHECK-NEXT: setp.gt.u32 %p2, %r2, 5; | ||
; CHECK-NEXT: @%p2 bra $L__BB1_5; | ||
; CHECK-NEXT: // %bb.12: // %entry | ||
; CHECK-NEXT: $L_brx_0: .branchtargets | ||
; CHECK-NEXT: $L__BB1_3, | ||
; CHECK-NEXT: $L__BB1_7, | ||
; CHECK-NEXT: $L__BB1_8, | ||
; CHECK-NEXT: $L__BB1_9, | ||
; CHECK-NEXT: $L__BB1_10, | ||
; CHECK-NEXT: $L__BB1_11; | ||
; CHECK-NEXT: brx.idx %r2, $L_brx_0; | ||
; CHECK-NEXT: $L__BB1_7: // %bb339 | ||
; CHECK-NEXT: mov.b32 %r7, 12; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r7; | ||
; CHECK-NEXT: ret; | ||
; CHECK-NEXT: $L__BB1_5: // %entry | ||
; CHECK-NEXT: setp.eq.s32 %p3, %r1, 1024; | ||
; CHECK-NEXT: @%p3 bra $L__BB1_3; | ||
; CHECK-NEXT: bra.uni $L__BB1_6; | ||
; CHECK-NEXT: $L__BB1_3: // %bb338 | ||
; CHECK-NEXT: mov.b32 %r8, 11; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r8; | ||
; CHECK-NEXT: ret; | ||
; CHECK-NEXT: $L__BB1_10: // %bb342 | ||
; CHECK-NEXT: mov.b32 %r4, 15; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r4; | ||
; CHECK-NEXT: ret; | ||
; CHECK-NEXT: $L__BB1_6: // %bb336 | ||
; CHECK-NEXT: mov.b32 %r9, 10; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r9; | ||
; CHECK-NEXT: ret; | ||
; CHECK-NEXT: $L__BB1_8: // %bb340 | ||
; CHECK-NEXT: mov.b32 %r6, 13; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r6; | ||
; CHECK-NEXT: ret; | ||
; CHECK-NEXT: $L__BB1_9: // %bb341 | ||
; CHECK-NEXT: mov.b32 %r5, 14; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r5; | ||
; CHECK-NEXT: ret; | ||
; CHECK-NEXT: $L__BB1_11: // %bb343 | ||
; CHECK-NEXT: mov.b32 %r3, 18; | ||
; CHECK-NEXT: st.param.b32 [func_retval0+0], %r3; | ||
; CHECK-NEXT: ret; | ||
entry: | ||
switch i32 %tmp158, label %bb336 [ | ||
i32 -2147483648, label %bb338 | ||
i32 -2147483647, label %bb338 | ||
i32 -2147483646, label %bb338 | ||
i32 120, label %bb338 | ||
i32 121, label %bb339 | ||
i32 122, label %bb340 | ||
i32 123, label %bb341 | ||
i32 124, label %bb342 | ||
i32 125, label %bb343 | ||
i32 126, label %bb336 | ||
i32 1024, label %bb338 | ||
i32 0, label %bb338 | ||
i32 1, label %bb338 | ||
i32 2, label %bb338 | ||
i32 3, label %bb338 | ||
i32 4, label %bb338 | ||
i32 5, label %bb338 | ||
] | ||
|
||
bb336: | ||
ret i32 10 | ||
bb338: | ||
ret i32 11 | ||
bb339: | ||
ret i32 12 | ||
bb340: | ||
ret i32 13 | ||
bb341: | ||
ret i32 14 | ||
bb342: | ||
ret i32 15 | ||
bb343: | ||
ret i32 18 | ||
|
||
} |