-
Notifications
You must be signed in to change notification settings - Fork 162
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Merge pull request #62 from LNIS-Projects/dev
Simplify fabric key where users just need to provide alias; start porting FPGA-SPICE
- Loading branch information
Showing
46 changed files
with
1,158 additions
and
134 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,48 @@ | ||
| /******************************************************************** | ||
| * This file includes functions to compress the hierachy of routing architecture | ||
| *******************************************************************/ | ||
| /* Headers from vtrutil library */ | ||
| #include "vtr_time.h" | ||
| #include "vtr_log.h" | ||
|
|
||
| /* Headers from openfpgashell library */ | ||
| #include "command_exit_codes.h" | ||
|
|
||
| #include "spice_api.h" | ||
| #include "openfpga_spice.h" | ||
|
|
||
| /* Include global variables of VPR */ | ||
| #include "globals.h" | ||
|
|
||
| /* begin namespace openfpga */ | ||
| namespace openfpga { | ||
|
|
||
| /******************************************************************** | ||
| * A wrapper function to call the fabric SPICE generator of FPGA-SPICE | ||
| *******************************************************************/ | ||
| int write_fabric_spice(OpenfpgaContext& openfpga_ctx, | ||
| const Command& cmd, const CommandContext& cmd_context) { | ||
|
|
||
| CommandOptionId opt_output_dir = cmd.option("file"); | ||
| CommandOptionId opt_explicit_port_mapping = cmd.option("explicit_port_mapping"); | ||
| CommandOptionId opt_verbose = cmd.option("verbose"); | ||
|
|
||
| /* This is an intermediate data structure which is designed to modularize the FPGA-SPICE | ||
| * Keep it independent from any other outside data structures | ||
| */ | ||
| FabricSpiceOption options; | ||
| options.set_output_directory(cmd_context.option_value(cmd, opt_output_dir)); | ||
| options.set_explicit_port_mapping(cmd_context.option_enable(cmd, opt_explicit_port_mapping)); | ||
| options.set_verbose_output(cmd_context.option_enable(cmd, opt_verbose)); | ||
| options.set_compress_routing(openfpga_ctx.flow_manager().compress_routing()); | ||
|
|
||
| int status = CMD_EXEC_SUCCESS; | ||
| status = fpga_fabric_spice(openfpga_ctx.module_graph(), | ||
| openfpga_ctx.mutable_spice_netlists(), | ||
| openfpga_ctx.arch().tech_lib, | ||
| options); | ||
|
|
||
| return status; | ||
| } | ||
|
|
||
| } /* end namespace openfpga */ |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,23 @@ | ||
| #ifndef OPENFPGA_SPICE_H | ||
| #define OPENFPGA_SPICE_H | ||
|
|
||
| /******************************************************************** | ||
| * Include header files that are required by function declaration | ||
| *******************************************************************/ | ||
| #include "command.h" | ||
| #include "command_context.h" | ||
| #include "openfpga_context.h" | ||
|
|
||
| /******************************************************************** | ||
| * Function declaration | ||
| *******************************************************************/ | ||
|
|
||
| /* begin namespace openfpga */ | ||
| namespace openfpga { | ||
|
|
||
| int write_fabric_spice(OpenfpgaContext& openfpga_ctx, | ||
| const Command& cmd, const CommandContext& cmd_context); | ||
|
|
||
| } /* end namespace openfpga */ | ||
|
|
||
| #endif |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,78 @@ | ||
| /******************************************************************** | ||
| * Add commands to the OpenFPGA shell interface, | ||
| * in purpose of generate SPICE netlists modeling the full FPGA fabric | ||
| * This is one of the core engine of openfpga, including: | ||
| * - generate_fabric_spice : generate Verilog netlists about FPGA fabric | ||
| * - TODO: generate_spice_top_testbench : generate SPICE testbenches for top-level module | ||
| * - TODO: generate_spice_grid_testbench : generate SPICE testbenches for grids | ||
| * - TODO: generate_spice_cb_testbench : generate SPICE testbenches for connection blocks | ||
| * - TODO: generate_spice_sb_testbench : generate SPICE testbenches for switch blocks | ||
| * - TODO: generate_spice_lut_testbench : generate SPICE testbenches for Look-Up Tables | ||
| * - TODO: generate_spice_hard_logic_testbench : generate SPICE testbenches for all the hard logics | ||
| * - TODO: generate_spice_local_routing_testbench : generate SPICE testbenches for local routing | ||
| * - TODO: generate_spice_cb_routing_testbench : generate SPICE testbenches for routing circuit inside connection blocks | ||
| * - TODO: generate_spice_sb_routing_testbench : generate SPICE testbenches for routing circuit inside switch blocks | ||
| *******************************************************************/ | ||
| #include "openfpga_spice.h" | ||
| #include "openfpga_spice_command.h" | ||
|
|
||
| /* begin namespace openfpga */ | ||
| namespace openfpga { | ||
|
|
||
| /******************************************************************** | ||
| * - Add a command to Shell environment: generate fabric Verilog | ||
| * - Add associated options | ||
| * - Add command dependency | ||
| *******************************************************************/ | ||
| static | ||
| ShellCommandId add_openfpga_write_fabric_spice_command(openfpga::Shell<OpenfpgaContext>& shell, | ||
| const ShellCommandClassId& cmd_class_id, | ||
| const std::vector<ShellCommandId>& dependent_cmds) { | ||
| Command shell_cmd("write_fabric_spice"); | ||
|
|
||
| /* Add an option '--file' in short '-f'*/ | ||
| CommandOptionId output_opt = shell_cmd.add_option("file", true, "Specify the output directory for SPICE netlists"); | ||
| shell_cmd.set_option_short_name(output_opt, "f"); | ||
| shell_cmd.set_option_require_value(output_opt, openfpga::OPT_STRING); | ||
|
|
||
| /* Add an option '--explicit_port_mapping' */ | ||
| shell_cmd.add_option("explicit_port_mapping", false, "Use explicit port mapping in Verilog netlists"); | ||
|
|
||
| /* Add an option '--verbose' */ | ||
| shell_cmd.add_option("verbose", false, "Enable verbose output"); | ||
|
|
||
| /* Add command 'write_fabric_spice' to the Shell */ | ||
| ShellCommandId shell_cmd_id = shell.add_command(shell_cmd, "generate SPICE netlists modeling full FPGA fabric"); | ||
| shell.set_command_class(shell_cmd_id, cmd_class_id); | ||
| shell.set_command_execute_function(shell_cmd_id, write_fabric_spice); | ||
|
|
||
| /* Add command dependency to the Shell */ | ||
| shell.set_command_dependency(shell_cmd_id, dependent_cmds); | ||
|
|
||
| return shell_cmd_id; | ||
| } | ||
|
|
||
| void add_openfpga_spice_commands(openfpga::Shell<OpenfpgaContext>& shell) { | ||
| /* Get the unique id of 'build_fabric' command which is to be used in creating the dependency graph */ | ||
| const ShellCommandId& build_fabric_cmd_id = shell.command(std::string("build_fabric")); | ||
|
|
||
| /* Add a new class of commands */ | ||
| ShellCommandClassId openfpga_spice_cmd_class = shell.add_command_class("FPGA-SPICE"); | ||
|
|
||
| /******************************** | ||
| * Command 'write_fabric_spice' | ||
| */ | ||
| /* The 'write_fabric_spice' command should NOT be executed before 'build_fabric' */ | ||
| std::vector<ShellCommandId> fabric_spice_dependent_cmds; | ||
| fabric_spice_dependent_cmds.push_back(build_fabric_cmd_id); | ||
| add_openfpga_write_fabric_spice_command(shell, | ||
| openfpga_spice_cmd_class, | ||
| fabric_spice_dependent_cmds); | ||
|
|
||
| /******************************** | ||
| * TODO: Command 'write_spice_top_testbench' | ||
| */ | ||
| /* The command 'write_spice_top_testbench' should NOT be executed before 'build_fabric' */ | ||
| } | ||
|
|
||
| } /* end namespace openfpga */ |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,21 @@ | ||
| #ifndef OPENFPGA_SPICE_COMMAND_H | ||
| #define OPENFPGA_SPICE_COMMAND_H | ||
|
|
||
| /******************************************************************** | ||
| * Include header files that are required by function declaration | ||
| *******************************************************************/ | ||
| #include "shell.h" | ||
| #include "openfpga_context.h" | ||
|
|
||
| /******************************************************************** | ||
| * Function declaration | ||
| *******************************************************************/ | ||
|
|
||
| /* begin namespace openfpga */ | ||
| namespace openfpga { | ||
|
|
||
| void add_openfpga_spice_commands(openfpga::Shell<OpenfpgaContext>& shell); | ||
|
|
||
| } /* end namespace openfpga */ | ||
|
|
||
| #endif |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Oops, something went wrong.