Skip to content
View parhamsoltani's full-sized avatar

Block or report parhamsoltani

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. SDN_mininet SDN_mininet Public

    This is a repository for SDN-based implementation of MPLS network with OVS and OpenFlow, and Network Virtualization using OpenDayLight controller for remote approaches

    Python 1 1

  2. LAN_ZYNQ LAN_ZYNQ Public

    Launching a UDP&TCP server in a LAN network using ZYNQ-7020 Processing System(PS)

    C 1

  3. Multicycle_RISCV Multicycle_RISCV Public

    Implementation of a multi-cycle RISC-V processor for executing a RISC-V assembly code

    Verilog 2

  4. Full_Bridge_Inverter Full_Bridge_Inverter Public

    PCB document of a 2-layer Full Bridge Inverter using IR2113 and IR2110 ICs

    1

  5. xv6_OS_Project xv6_OS_Project Public

    Creating a Scheduler and several different Syscalls on xv6 OS

    C

  6. ONT_SysVerilog ONT_SysVerilog Public

    Software-Based Optical Network SDH traffic generator written in SystemVerilog

    SystemVerilog