Skip to content
View pmezydlo's full-sized avatar
  • Gdańsk University of Technology
  • Gdańsk, Polska.

Block or report pmezydlo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SPI_slave_driver_implementation SPI_slave_driver_implementation Public

    The project enables easy to implement realization of SPI slave for McSPI controller.

    C 65 27

  2. BeagleWire BeagleWire Public

    This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017

    Verilog 45 16

  3. BBB_PRUSSv2_SM BBB_PRUSSv2_SM Public

    BeagleBone Black - Simple PRUSSv2 driver for stepper motor.

    OpenEdge ABL 6

  4. DE0-Nano-SOC-VGA DE0-Nano-SOC-VGA Public

    VGA RGB 8 colors 640x480 60Hz

    Verilog 4 2

  5. Oscilloscope_LAN_data_capture Oscilloscope_LAN_data_capture Public

    Capture the data of a Rigol DS1000Z series oscilloscope by LAN only, using python and postgresql, no USB and no Rigol drivers.

    Python 3

  6. beagle-wire beagle-wire Public

    Forked from mwelling/beagle-wire

    ICE40 FPGA Cape for Beaglebone

    1