Skip to content
View sifferman's full-sized avatar
🐌
🐌

Block or report sifferman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. labs-with-cva6 labs-with-cva6 Public

    Advanced Architecture Labs with CVA6

    SystemVerilog 48 25

  2. ucsbieee/mapache64 ucsbieee/mapache64 Public

    Custom 6502 Video Game Console

    SystemVerilog 10 1

  3. thesis thesis Public

    Ethan Sifferman Master's Thesis: "Advancing Synthesizable Verilog/SystemVerilog Education with Open-Source Tools and Autograders"

    TeX 3 1

  4. fpga_screensaver fpga_screensaver Public

    This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.

    SystemVerilog 10 2

  5. flip_flop_visualizer flip_flop_visualizer Public

    Website to visualize the timing and schematics of flip-flops.

    JavaScript

  6. ESspice ESspice Public

    Ethan Sifferman's Spice Simulator! Supports DC and Transient analysis of Resistors, Capacitors, Inductors, and MOSFETs.

    C++