Skip to content
View snease's full-sized avatar

Block or report snease

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. openlane2 openlane2 Public

    Forked from efabless/openlane2

    The next generation of OpenLane, rewritten from scratch with a modular architecture

    Python

  2. cocotb cocotb Public

    Forked from cocotb/cocotb

    cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

    Python

  3. VexiiRiscv VexiiRiscv Public

    Forked from SpinalHDL/VexiiRiscv

    Like VexRiscv, but, Harder, Better, Faster, Stronger

    Scala

  4. subservient subservient Public

    Forked from olofk/subservient

    Small SERV-based SoC primarily for OpenMPW tapeout

    Verilog

  5. serv serv Public

    Forked from olofk/serv

    SERV - The SErial RISC-V CPU

    Verilog

  6. tt-metal tt-metal Public

    Forked from tenstorrent/tt-metal

    🤘 TT-NN operator library, and TT-Metalium low level kernel programming model.

    C++