Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Accton/AS4630] update reg use for new CPLD FW #8115

Closed

Commits on Jul 7, 2021

  1. [Accton/AS4630] update reg use for new CPLD FW

    1. Update CPLD reg use: fan_dir, LEDs(POE, DIAG, PSU1/2, FAN) and
        PSU power_good
    2. Improve the PSU model/serial_num reading to avoid illegal char.
    3. Correct typos in cpld.c
    
    Signed-off-by: Sean Wu <sean_wu@edge-core.com>
    seanwu-ec committed Jul 7, 2021
    Configuration menu
    Copy the full SHA
    100dbc5 View commit details
    Browse the repository at this point in the history

Commits on Jul 26, 2021

  1. Configuration menu
    Copy the full SHA
    c398bd5 View commit details
    Browse the repository at this point in the history

Commits on Oct 14, 2021

  1. [AS4630-54TE] Add QSFP reset and lpmode sysfs

    * Correct tx_disable reg bit polarity.
    
    Signed-off-by: Sean Wu <sean_wu@edge-core.com>
    seanwu-ec committed Oct 14, 2021
    Configuration menu
    Copy the full SHA
    4c97abf View commit details
    Browse the repository at this point in the history