minimal-fsm

A VHDL implementation of an FPGA sequence recognizer

Includes the source VHDL, the constraints file, and the loadable bit file

Designed and tested for a Xilinx Artix 7 xc7a100tcsg324-1 Digilent FPGA (files can be loaded and tested in Vivado)