Skip to content
This repository has been archived by the owner on Jan 12, 2021. It is now read-only.

Commit

Permalink
ARM: dts: imx27-phytec-phycore-som: Move PMIC IRQ GPIO into a separat…
Browse files Browse the repository at this point in the history
…e pin group

The hardware is better described if we place the PMIC IRQ GPIO into its own
pingroup.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
  • Loading branch information
Fabio Estevam authored and Shawn Guo committed Apr 17, 2014
1 parent e4b3420 commit 524b935
Showing 1 changed file with 8 additions and 1 deletion.
9 changes: 8 additions & 1 deletion arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -69,6 +69,8 @@
#address-cells = <1>;
#size-cells = <0>;
compatible = "fsl,mc13783";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pmic>;
reg = <0>;
spi-cs-high;
spi-max-frequency = <20000000>;
Expand Down Expand Up @@ -204,7 +206,6 @@
MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0
MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0
MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* SPI1 CS0 */
MX27_PAD_USB_PWR__GPIO2_23 0x0 /* PMIC IRQ */
>;
};

Expand Down Expand Up @@ -251,6 +252,12 @@
>;
};

pinctrl_pmic: pmicgrp {
fsl,pins = <
MX27_PAD_USB_PWR__GPIO2_23 0x0 /* PMIC IRQ */
>;
};

pinctrl_ssi1: ssi1grp {
fsl,pins = <
MX27_PAD_SSI1_FS__SSI1_FS 0x0
Expand Down

0 comments on commit 524b935

Please sign in to comment.