IP core for a simple SPI master with variable clock frequncy within AXI peripheral. Developed and tested on Zybo evaluation board (Zynq-7000 product family)
-
Updated
Jul 12, 2017 - VHDL
#
axi-spi
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the axi-spi topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the axi-spi topic, visit your repo's landing page and select "manage topics."