Addressable 8 SPDT debouncer in Verilog
-
Updated
Jun 28, 2020 - Verilog
Addressable 8 SPDT debouncer in Verilog
Implementation of Texas Hold'em Poker on Verilog(Basys3 FGPA)
Add a description, image, and links to the debouncing topic page so that developers can more easily learn about it.
To associate your repository with the debouncing topic, visit your repo's landing page and select "manage topics."