A simple direct-mapped cache modeled by Verilog. Part of Spring 2019 Computer Architecture course at the University of Tehran.
-
Updated
Sep 10, 2021 - Verilog
#
direct-mapped-cache
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the direct-mapped-cache topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the direct-mapped-cache topic, visit your repo's landing page and select "manage topics."