A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.
-
Updated
Jul 4, 2019 - Verilog
#
single-path-delay
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the single-path-delay topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the single-path-delay topic, visit your repo's landing page and select "manage topics."