Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
python c fpga cpp processor vhdl logic verification dpi verilog systemverilog pli vpi codesign simulation-element asic-verification logic-simulation dpi-c cosimulation vhpidirect
-
Updated
Dec 10, 2024 - VHDL