Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Partition build/ into long_name/ segments #220

Closed
wants to merge 3 commits into from
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion sims/firesim
Submodule firesim updated 190 files
1 change: 0 additions & 1 deletion toolchains/esp-tools/riscv-gnu-toolchain
Submodule riscv-gnu-toolchain deleted from 9f5322
1 change: 0 additions & 1 deletion toolchains/esp-tools/riscv-isa-sim
Submodule riscv-isa-sim deleted from 0ffa02
1 change: 0 additions & 1 deletion toolchains/esp-tools/riscv-pk
Submodule riscv-pk deleted from a3e4ac
1 change: 0 additions & 1 deletion toolchains/esp-tools/riscv-tests
Submodule riscv-tests deleted from f1370d
1 change: 0 additions & 1 deletion toolchains/riscv-tools/riscv-gnu-toolchain
Submodule riscv-gnu-toolchain deleted from 2855d8
1 change: 0 additions & 1 deletion toolchains/riscv-tools/riscv-gnu-toolchain-prebuilt
Submodule riscv-gnu-toolchain-prebuilt deleted from 5e32a0
1 change: 0 additions & 1 deletion toolchains/riscv-tools/riscv-isa-sim
Submodule riscv-isa-sim deleted from 9443c1
1 change: 0 additions & 1 deletion toolchains/riscv-tools/riscv-openocd
Submodule riscv-openocd deleted from 7c82a7
1 change: 0 additions & 1 deletion toolchains/riscv-tools/riscv-pk
Submodule riscv-pk deleted from a3e4ac
1 change: 0 additions & 1 deletion toolchains/riscv-tools/riscv-tests
Submodule riscv-tests deleted from 249796
13 changes: 9 additions & 4 deletions vlsi/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -28,11 +28,16 @@ ifeq ($(tech_name),asap7)
else
MACROCOMPILER_MODE ?= -l $(SMEMS_CACHE) -hir $(SMEMS_HAMMER)
endif
OBJ_DIR ?= $(vlsi_dir)/build
ENV_YML ?= $(vlsi_dir)/env.yml
INPUT_CONFS ?= example.yml
ENV_YML ?= $(vlsi_dir)/bwrc-env.yml
INPUT_CONFS ?= example.yml $(dir $(tech_dir))/bwrc.yml
HAMMER_EXEC ?= ./example-vlsi
VLSI_TOP ?= $(TOP)
VLSI_OBJ_DIR ?= $(vlsi_dir)/build
ifneq($(CUSTOM_VLOG), )
OBJ_DIR ?= $(VLSI_OBJ_DIR)/custom-$(VLSI_TOP)
else
OBJ_DIR ?= $(VLSI_OBJ_DIR)/$(long_name)-$(VLSI_TOP)
endif

#########################################################################################
# general rules
Expand Down Expand Up @@ -119,4 +124,4 @@ $(OBJ_DIR)/hammer.d: $(HAMMER_D_DEPS)
#########################################################################################
.PHONY: clean
clean:
rm -rf $(OBJ_DIR) hammer-vlsi*.log __pycache__ output.json $(GENERATED_CONFS) $(gen_dir)
rm -rf $(VLSI_OBJ_DIR) hammer-vlsi*.log __pycache__ output.json $(GENERATED_CONFS) $(gen_dir)