Skip to content
View vijayshankarr's full-sized avatar

Achievements

Achievement: Pair Extraordinaire

Achievements

Achievement: Pair Extraordinaire

Block or report vijayshankarr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vsdPLLworkshop vsdPLLworkshop Public

    1

  2. vsd_RISC-V_workshop vsd_RISC-V_workshop Public

  3. vsdRTLDesignWorkshop vsdRTLDesignWorkshop Public

    RTL Design using Verilog with SKY130 Technology

  4. VSDMiniSoC VSDMiniSoC Public

    SystemVerilog

  5. vsdminisoc_mpw6 vsdminisoc_mpw6 Public

  6. OpenFASOC OpenFASOC Public

    Forked from idea-fasoc/OpenFASOC

    Fully Open Source FASOC generators built on top of open-source EDA tools

    Python