Using Verilog HDL on Quartus application i implement:
-
1-bit adder and then use it to build 4-bit adder structurally
-
MUX2x1 and then use it to build the Quad MUX 2x1 structurally
-
4-bit OR Array
-
4-bit AND Array
-
Notifications
You must be signed in to change notification settings - Fork 0
youseftareq33/Digital_BuildCombinationalCircuit_1
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Using Verilog HDL on Quartus application build combinational circuit
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published