Skip to content
View z4chh's full-sized avatar
💭
learning
💭
learning

Block or report z4chh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FPGA_Slot_Machine FPGA_Slot_Machine Public

    A slot machine created in System Verilog. It was built, simulated, synthesized, and implemented in Vivado, for use on the Xilinx Basys 3 board.

    SystemVerilog

  2. pokersim pokersim Public

    The goal is to make a poker simulator that can help me determine which hands are better to play with than others because last time I played poker with my friends I lost money.

    Python