Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix width of ChiselEnum values in emitted FIRRTL #4200

Merged
merged 2 commits into from
Jul 1, 2024
Merged

Conversation

jackkoenig
Copy link
Contributor

This is primarily a bug fix, but it changes widths in a way that could silently break user code so I'm framing this as an API Modification that has instructions for users when bumping Chisel. In #3824 we added --use-legacy-shift-right-width to help users migrate to the fixed width semantics for shift-right. I have renamed that option --use-legacy-width and added this width behavior change to the option.

--use-legacy-width is purely a code migration option, this behavior will only be "optionally preserved" for migrating code to Chisel 7, it will be removed in Chisel 8.

Contributor Checklist

  • Did you add Scaladoc to every public function/method?
  • Did you add at least one test demonstrating the PR?
  • Did you delete any extraneous printlns/debugging code?
  • Did you specify the type of improvement?
  • Did you add appropriate documentation in docs/src?
  • Did you request a desired merge strategy?
  • Did you add text to be included in the Release Notes for this change?

Type of Improvement

  • API modification
  • Bugfix

Desired Merge Strategy

  • Squash

Release Notes

Fixes #4159.

Previously, the width reported by Chisel under .getWidth was inconsistent with the width of the emitted FIRRTL for ChiselEnum values cast to UInt.

Temporarily preserve the old behavior under CLI option --use-legacy-width (formerly known as --use-legacy-shift-right-width). Users are encouraged to build Verilog with and without this option enabled and diff the result to verify that this change in width behavior did not silently affect the correctness of their designs.

Reviewer Checklist (only modified by reviewer)

  • Did you add the appropriate labels? (Select the most appropriate one based on the "Type of Improvement")
  • Did you mark the proper milestone (Bug fix: 3.6.x, 5.x, or 6.x depending on impact, API modification or big change: 7.0)?
  • Did you review?
  • Did you check whether all relevant Contributor checkboxes have been checked?
  • Did you do one of the following when ready to merge:
    • Squash: You/ the contributor Enable auto-merge (squash), clean up the commit message, and label with Please Merge.
    • Merge: Ensure that contributor has cleaned up their commit history, then merge with Create a merge commit.

Temporarily preserve the old behavior under CLI option
--use-legacy-width (formerly known as --use-legacy-shift-right-width).
Users are encouraged to build Verilog with and without this option
enabled and diff the result to verify that this change in width behavior
did not silently affect the correctness of their designs.
@jackkoenig jackkoenig merged commit 5de2248 into main Jul 1, 2024
15 checks passed
@jackkoenig jackkoenig deleted the fix-enum-width branch July 1, 2024 22:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Inconsistent width for ChiselEnums cast to UInt
2 participants