#

multi-cycle-cpu

Here are 3 public repositories matching this topic...

wzp21142 / mips-cpu-and-microsystem

基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.

cpu mips multi-cycle-cpu

Updated Apr 24, 2021
Verilog

Moondok / cpu-54

A multi-cycle CPU which supports 54 Mips instructions

cpu mips multi-cycle-cpu harvard-architecture-processor

Updated Jul 13, 2023
Verilog

FarrukhAijaz / Single-Cycle-Multi-Cycle-and-Pipeline-ARM-Based-Processor-Design

Architecure for the Data path and Controller as well as Hazard Units for a 32 bit ARM based Single Cycle, Multi Cycle and Pipelined Based Processor

processor-architecture arm processor verilog mcu computer-architecture hazard-detection pipeline-processor verilog-hdl 32-bit arm32 pipline processor-design single-cycle-processor multi-cycle-processor multi-cycle-cpu datapath-design

Updated Jun 28, 2024
Verilog

Improve this page

Add a description, image, and links to the multi-cycle-cpu topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the multi-cycle-cpu topic, visit your repo's landing page and select "manage topics."