processor-architecture workshop simd jmh simd-programming vectorization workshop-materials simd-instructions cache-invalidation jmh-benchmarks writeback mesi cache-line cache-coherence multi-core-architectures false-sharing cache-line-padding mesi-protocol writethrough cache-coherency