Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Rocket Chip Bump with Chisel 3.3 and FIRRTL 1.3 #544

Merged
merged 19 commits into from
May 13, 2020
Merged

Rocket Chip Bump with Chisel 3.3 and FIRRTL 1.3 #544

merged 19 commits into from
May 13, 2020

Conversation

alonamid
Copy link
Contributor

@alonamid alonamid commented May 5, 2020 •
edited
Loading

Related issue:

Type of change: new feature

Impact: rtl change

Release Notes

Todo

@alonamid alonamid changed the title [WIP] Rocket Chip Bump with Chisel 3.3) and FIRRTL 1.3 [WIP] Rocket Chip Bump with Chisel 3.3 and FIRRTL 1.3 May 5, 2020
jerryz123 and others added 2 commits May 5, 2020 13:58
@jerryz123
Bump sifive-blocks
63c46d8
@colinschmidt
Many changes to begin the compilation with RC-1.3
43f6083 
Cores now have an extra CoreParam, useSupervisor which was set to
the default false. Whether a core has supervisor mode is the union
of this and useVM which defaults true so not change was made by this
addition.

BusTopologies are now set with the Config system rather than a system
mixin and so all configs now include the config most similar to the
previous mixin
Testchipip was updated to be able to replace the systembus, in this
new config system, with a ring bus.

The L2 cache repo needed a similar update on how to find the buses.
It currently points to the ucb-bar fork

Treadle is bumped to its release branch
This was referenced May 5, 2020
Merged
Merged
Merged
@jerryz123 jerryz123 mentioned this pull request May 6, 2020
Merged
alonamid
alonamid commented May 8, 2020
View reviewed changes
.gitmodules Outdated Show resolved Hide resolved
@abejgonzalez abejgonzalez mentioned this pull request May 8, 2020
Merged
8 tasks
@alonamid alonamid changed the title [WIP] Rocket Chip Bump with Chisel 3.3 and FIRRTL 1.3 Rocket Chip Bump with Chisel 3.3 and FIRRTL 1.3 May 13, 2020
abejgonzalez
abejgonzalez approved these changes May 13, 2020
View reviewed changes
Copy link
Contributor

@abejgonzalez abejgonzalez left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM for everything except the FIRRTL stuff.

colinschmidt
colinschmidt approved these changes May 13, 2020
View reviewed changes
Copy link
Contributor

@colinschmidt colinschmidt left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@alonamid alonamid merged commit 3e57a5f into dev May 13, 2020
@abejgonzalez abejgonzalez deleted the firrtl-1.3-RC-bump branch May 17, 2020 03:33
@alonamid alonamid mentioned this pull request May 30, 2020
Merged
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@colinschmidt colinschmidt colinschmidt approved these changes

@abejgonzalez abejgonzalez abejgonzalez approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
6 participants
@alonamid @colinschmidt @abejgonzalez @jerryz123 @albert-magyar @davidbiancolin