Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

March 2021 Bump #1

Merged
merged 27 commits into from
Jun 9, 2021
Merged

March 2021 Bump #1

merged 27 commits into from
Jun 9, 2021

Conversation

zitaofang
Copy link
Member

Part of the ucb-bar/chipyard#837.

aswaterman and others added 26 commits February 19, 2019 16:58
This caused it to collapse to 0, preventing coherence_torture from doing
anything interesting at all...
Some simulators support semihosting feature to brigde syscall to host.
The change keep the exit syscall and the arguments in the related registers.

Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
1. mstatus.vs is similar to mstatus.fs but desiged for vector extension.
2. add mstatus.vs initialization macro. The macro also enables floating unit.

Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
This isn't required for correctness, but it helps debugging (and, in a few
restricted scenarios, it avoids x-prop issues).

Closes #16
Don't make assumptions about delegatability in medeleg.
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
1. add rtz rounding instructions
2. add vfslide instructions

Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
riscv64-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -DENTROPY=0xf7930f7 -std=gnu99 -O2 -I/data/riscv/riscv-tools/riscv-tests/isa/../env/v -I/data/riscv/riscv-tools/riscv-tests/isa/macros/scalar -T/data/riscv/riscv-tools/riscv-tests/isa/../env/v/link.ld /data/riscv/riscv-tools/riscv-tests/isa/../env/v/entry.S /data/riscv/riscv-tools/riscv-tests/isa/../env/v/*.c rv32ui/simple.S -o rv32ui-v-simple
/opt/riscv/lib/gcc/riscv64-unknown-elf/10.1.0/../../../../riscv64-unknown-elf/bin/ld: /tmp/cc8oFAkO.o: in function `tohost':
(.tohost+0x0): multiple definition of `tohost'; /tmp/ccOTKaAa.o:(.sbss+0x10): first defined here
/opt/riscv/lib/gcc/riscv64-unknown-elf/10.1.0/../../../../riscv64-unknown-elf/bin/ld: /tmp/cc8oFAkO.o: in function `fromhost':
(.tohost+0x40): multiple definition of `fromhost'; /tmp/ccOTKaAa.o:(.sbss+0x8): first defined here
collect2: error: ld returned 1 exit status
/data/riscv/riscv-tools/riscv-tests/isa/Makefile:74: recipe for target 'rv32ui-v-simple' failed
make[1]: *** [rv32ui-v-simple] Error 1
make[1]: Leaving directory '/data/riscv/riscv-tools/riscv-tests/isa'
Makefile:28: recipe for target 'isa' failed
make: *** [isa] Error 2

Signed-off-by: Zhi Yong Wu <zhiyong.wu@sophgo.com>
Unconditionally clear mie register while disabling interrupts.
The RISC-V Privileged ISA v1.10 uses satp instead of sptbr. Although
GCC can cope with sptbr, clang cannot. It fails with:

  error: operand must be a valid system register name or an integer in
  the range [0, 4095]

Modified the variable name in vm.c as well to ensure consistency and
avoid possible confusion.
The RISC-V Privileged ISA v1.10 uses stval instead of
sbadaddr. Although GCC can cope with sbadaddr, clang cannot. It fails
with:

  error: operand must be a valid system register name or an integer in
  the range [0, 4095]
@zitaofang zitaofang changed the title March2021 bump March 2021 Bump May 25, 2021
@alonamid alonamid merged commit 7ebb7e5 into master Jun 9, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

8 participants