Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RISC-V support #2800

Merged
merged 5 commits into from
Oct 20, 2022
Merged

RISC-V support #2800

merged 5 commits into from
Oct 20, 2022

Commits on Feb 16, 2022

  1. Basic changes for RISC-V support

    @tnayuki
    tnayuki committed Feb 16, 2022
    Configuration menu
    Copy the full SHA
    b825880 View commit details
    Browse the repository at this point in the history

  2. RISC-V in compiler LLVM

    @tnayuki
    tnayuki committed Feb 16, 2022
    Configuration menu
    Copy the full SHA
    5ff356d View commit details
    Browse the repository at this point in the history

  3. RISC-V support in dylib engine

    @tnayuki
    tnayuki committed Feb 16, 2022
    Configuration menu
    Copy the full SHA
    6bf4ea1 View commit details
    Browse the repository at this point in the history

  4. RISC-V support in universal engine

    @tnayuki
    tnayuki committed Feb 16, 2022
    Configuration menu
    Copy the full SHA
    fe82b1f View commit details
    Browse the repository at this point in the history

Commits on Feb 20, 2022

  1. Merge branch 'master' into risc-v

    @tnayuki
    tnayuki authored Feb 20, 2022
    Configuration menu
    Copy the full SHA
    73fa3f9 View commit details
    Browse the repository at this point in the history