Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add secure paging support for plat-ti #1493

Merged
merged 2 commits into from
Apr 28, 2017
Merged

Conversation

glneo
Copy link
Contributor

@glneo glneo commented Apr 21, 2017

No description provided.

Copy link
Contributor

@jforissier jforissier left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please see my comment about the second commit.

For "plat-ti: Remove duplicate SECRAM memory definition": Acked-by: Jerome Forissier jerome.forissier@linaro.org`

@@ -50,6 +50,7 @@
static struct gic_data gic_data;
static struct serial8250_uart_data console_data __early_bss;

register_phys_mem(MEM_AREA_RAM_SEC, TZDRAM_BASE, CFG_TEE_RAM_VA_SIZE);
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Is this needed? And, if so, is this needed for this purpose ("Add secure paging support"), or should it be part of another patch? I'm wondering because TZDRAM_BASE is used already.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is needed, when building with CFG_WITH_PAGER the "tee-pageable.bin" is loaded to this area.

@glneo
Copy link
Contributor Author

glneo commented Apr 27, 2017

Updated with Acked-by

@jenswi-linaro
Copy link
Contributor

Acked-by: Jens Wiklander <jens.wiklander@linaro.org>

After removing DEVICEx_TYPE/_PA_BASE/_SIZE support the definition
for SECRAM was moved to main.c, but we had already made this move,
remove the duplicate definition.

Signed-off-by: Andrew F. Davis <afd@ti.com>
Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
Add definitions for secure SRAM and DRAM space for builds with
CFG_WITH_PAGER enabled.

Signed-off-by: Andrew F. Davis <afd@ti.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
@jforissier jforissier merged commit e040af6 into OP-TEE:master Apr 28, 2017
@glneo glneo deleted the paging-support branch May 1, 2017 17:26
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants